

United States Patent and Trademark Office

Por

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/460,742	12/14/1999	RAJENDRAN NAIR	884.229US1	2896
21186	7590 05/15/2003			
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.			EXAMINER	
P.O. BOX 293 MINNEAPOL	38 LIS, MN 55402		TRA, ANH QUAN	
			ART UNIT	PAPER NUMBER
			2816	
			DATE MAILED: 05/15/2003	

Please find below and/or attached an Office communication concerning this application or proceeding.

			Www.			
•		Application No.	Applicant(s)			
Office Action Summary		09/460,742	NAIR ET AL.			
		Examiner	Art Unit			
		Quan Tra	2816			
TI Period f r R	The MAILING DATE of this communication appears n the cover sheet with the corresp ndence address Period f r Reply					
THE MAI - Extensions after SIX (- If the perioder of the peri	TENED STATUTORY PERIOD FOR REPLY LING DATE OF THIS COMMUNICATION. s of time may be available under the provisions of 37 CFR 1.13 (6) MONTHS from the mailing date of this communication. In the specified above is less than thirty (30) days, a reply of for reply specified above, the maximum statutory period we reply within the set or extended period for reply will, by statute, received by the Office later than three months after the mailing tent term adjustment. See 37 CFR 1.704(b).	86(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) day fill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).			
	popopoius to communication(s) filed on 25 A	Annah 2002				
	esponsive to communication(s) filed on 25 N					
•	•	s action is non-final.				
3) Si	nce this application is in condition for allowa osed in accordance with the practice under <i>l</i> of Claims	nce except for formal matters, pr Ex parte Quayle, 1935 C.D. 11, 4	osecution as to the merits is 153 O.G. 213.			
	im(s) <u>4-6,9,10 and 14-16</u> is/are pending in	the application.				
4a) Of the above claim(s) is/are withdrawn from consideration.						
	im(s) is/are allowed.					
· —	im(s) <u>4-6, 9, 10 and 14-16</u> is/are rejected.					
	im(s) is/are objected to.					
8)∏ Cla	im(s) are subject to restriction and/or	election requirement.				
	specification is objected to by the Examiner					
	drawing(s) filed on is/are: a) accep		miner			
	oplicant may not request that any objection to the	•				
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority unde	er 35 U.S.C. §§ 119 and 120					
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) <u></u> A	ll b)☐ Some * c)☐ None of:					
1.[Certified copies of the priority documents	s have been received.				
2.	Certified copies of the priority documents	s have been received in Application	on No			
3.[* See :	Copies of the certified copies of the prior application from the International Burthe attached detailed Office action for a list of	eau (PCT Rule 17.2(a)).	•			
	14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).					
_a) 🗌	The translation of the foreign language pronowledgment is made of a claim for domestic	visional application has been rec	eived.			
Attachment(s)		5 priority and 00 0.0.0. 99 120	and/OF 12 I.			
1) Notice of I	References Cited (PTO-892) Draftsperson's Patent Drawing Review (PTO-948) n Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal F	Patent Application (PTO-152)			
S Patent and Tradem	ork Office					

Application/Control Number: 09/460,742

Art Unit: 2816

DETAILED ACTION

This office action is in response to the amendment filed 03/25/2003. The rejection in previous office action is maintained.

Claim Objections

Claims 4-6 are objected because the phase "is to" is not a positive recitation. Therefore, the limitation "is to remove charge..." is seen as an intended use.

Claims 14-16 are objected because the phase "capable of" is not a positive recitation.

Therefore, the limitation "capable of providing a removal of charge..." is seen as an intended use.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) do not apply to the examination of this application as the application being examined was not (1) filed on or after November 29, 2000, or (2) voluntarily published under 35 U.S.C. 122(b). Therefore, this application is examined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

Application/Control Number: 09/460,742

Art Unit: 2816

2. Claims 4, 14 and 15 are rejected under 35 U.S.C. 102(e) as being anticipated by Manning et al. (USP 5962887).

As to claim 4, Manning teaches in figures 1 and 2, and column 1, line 59 to column 2, line 19, a circuit comprising: a voltage node (node that providing voltage 160, column 2, line 8); a ground node (node that providing ground potential, column 2, line 10); and a transistor (figure 1) including a gate (100), a drain (130 or 140), and a source (140 or 130), the gate being coupled to the voltage node (column 2, line 8) and the drain and source being coupled to the ground node (column 2, lines 9 and 10, figure 8 further shows the bottom plate of transistor capacitor comprises drain and source coupled together), the transistor to operate in the depletion mode (depending on the value of voltage 160, figure 2 shows transistor 2 is operating in depletion mode for certain of range), wherein the transistor is to remove charge at a constant rate for a nonlinear voltage variation (Manning's transistor having similar structure with Applicant's transistor. Therefore, Manning et al.'s transistor is capable of perform similar function as Applicant's transistor) the gate comprising a p-type polysilicon (column 1, lines 52-58), wherein the transistor has a variable capacitance characteristic (figure 2) that is capable of decreasing noise signals above an absolute value of an operating voltage value at the voltage node and increasing noise signal below the absolute value of the operating voltage value.

As to claim 14, figures 1 and 2 show a circuit comprising a die; a ground node (node that providing ground voltage, column 2, line 10) located on the die; power supply voltage node (node that providing voltage 160, column 2, line 8); and an electronic device (figure 1) having a variable capacitance characteristic (figure 2) and that is permanently coupled between the ground node and the power supply voltage node and capable of providing a removal of charge at a

constant rate for an asymmetrical to incremental voltage variations about an operational node voltage at the power supply voltage node (Manning's transistor having similar structure with Applicant's transistor. Therefore, Manning et al.'s transistor is capable of perform similar function as Applicant's transistor).

As to claim 15, since electric property of the capacitor as shown in figure 1 and 2 is the same as the claimed capacitor transistor whose property is shown in figure 1B of the application and the prior art discloses all the claimed structure, the accompanying characteristics including the damping and amplifying are also inherent.

3. Claims 9 and 10 rejected under 35 U.S.C. 102(b) as being anticipated by Mead et al. (USP 5844265).

As to claim 9, Mead et al discloses in figure 1 a circuit comprising a die having a high power supply voltage node (18) and low power supply voltage node (28); and a transistor (32) coupled between the high power supply voltage node and the low power supply voltage node and operable for controlling a voltage at the low power supply voltage node.

As to claim 10, figure 1 shows the transistor has a gate, a drain, and a source, and the gate is coupled to the high power supply voltage node and the source and drain are coupled to the low power supply voltage node.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application/Control Number: 09/460,742

Art Unit: 2816

5. Claims 5, 6, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Manning et al. (USP 5962887).

As to claims 5 and 16, Manning et al.'s figures 1-2 and columns 1-2 teach all limitations of the claim except for the operating voltage between about 0.5 volts and about 1.5 volts or at 1.3 volts. However, the selection of the operation voltage to be between about 0.5 volts and bout 1.5 volts or at 1.3 volts is seen as an obvious design expedient dependent upon particular environment of use to ensure optimum performance.

As to claim 6, figures 1-2 shows all limitations of the claim except for a logic cell coupled to the voltage node and close to the transistor. However, it is seen as an obvious design choice for using the supply voltage (160) as a supply voltage for any logic cell and fabricate the logic cell close to the transistor dependent upon particular environment of use to ensure optimum performance.

Response to Arguments

Applicant's arguments have been fully considered, but they are not persuasive.

In response to the argument under the rejection anticipated by Manning et al., The phases "is to" and "capable of " are not positive recitation. Therefore, the limitations "is to remove charge at a constant rate for a non-linear voltage variation" and "capable of providing a removal of charge at a constant rate for an asymmetrical incremental voltage variations…" are seen as intended use. Manning et al.'s transistor having similar structure as Applicant's transistor. Therefore, Manning et al.'s transistor is capable of performing the same function as Applicant's transistor.

Art Unit: 2816

In response to the arguments under the rejection anticipated by Mead et al., it is clearly seen that the voltage at the gate (node 18) of Mead et al.'s transistor 32 is higher than the voltage at the drain and source (node 28) of transistor 32. Therefore, node 18 can be considered as high supply voltage node and node 28 can be considered as low supply voltage node of capacitor 32. The output voltage node (28) is determined by the value of capacitor 32. Therefore, capacitor 32 is operating to control the voltage at node 28.

Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

7. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. These references are cited as interest because they show some circuits analogous to the claimed invention.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Quan Tra whose telephone number is 703-308-6174. The examiner can normally be reached on 8:00 A.M.-5:00 P.M..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 703-308-4876. The fax phone numbers for the organization where this application or proceeding is assigned are 703-872-9318 for regular communications and 703-872-9319 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

QT

May 07, 2003

Terry D. Cunningnain